

# Hyperproperty-Preserving Register Specifications

ORI LAHAV

---


JOINT WORK WITH: YOAV BEN SHIMON AND SHARON SHOHAM

(PRESENTED IN DISC'24)

A solid teal horizontal bar at the bottom of the slide.


# Verification via Abstraction

---




# Verification via Abstraction

---



# Verification via Abstraction

---



# Example: Program using Shared Register

```
write(1);  
write(2);  ||  b ← read();
```



$\models b \in \{0,1,2\}$

Register Implementation

Method write( $v$ )


...

Method read()

...

# Abstraction via Linearizability

[Filipović, O'Hearn, Rinetzky, Yang '10]



# Example: Program using Shared Register

```
write(1);  
write(2); || b ← read();
```



Atomic Register


```
Method write(v)  
| X ← v;  
| return;  
Method read()  
| out ← X;  
| return out;
```

$\models b \in \{0,1,2\}$

Since it holds for the atomic register, it will hold for any other linearizable implementation.

# Linearizability [Herlihy, Wing '90]

- $e \sqsubseteq s$ : concurrent execution  $e$  *linearized* by sequential history  $s$



- An implementation  $I$  is **linearizable** (wrt a sequential specification Seq) if there exists a mapping  $L: \text{executions}(I) \rightarrow \text{Seq}$  such that  $\forall e. e \sqsubseteq L(e)$

$$L\left( \begin{array}{c} \text{write(1)} \\ \text{read} \\ \text{write(2)} \end{array} \right) = \text{write(1)} \text{ read}$$

# ABD [Attiya, Bar-Noy, Dolev '95]

## Method read()

```
|  $\langle v, ts \rangle \leftarrow \text{query}();$   
|  $\text{update}(v, ts);$   
|  $\text{return } v;$ 
```

## Method write( $v$ )

```
|  $\langle \_, \langle t, \_ \rangle \rangle \leftarrow \text{query}();$   
|  $\text{update}(v, \langle t + 1, \text{my\_process\_id}() \rangle);$   
|  $\text{return};$ 
```

## Function update( $v, ts$ )

```
|  $\text{broadcast } m = \text{update}(v, ts);$   
|  $\text{wait until } |\text{Replies}(m)| > N/2;$   
|  $\text{return};$ 
```

## Function query()

```
|  $\text{broadcast } m = \text{query};$   
|  $\text{wait until } |\text{Replies}(m)| > N/2;$   
|  $Q \leftarrow \text{pick } Q \subseteq \text{Replies}(m) \text{ s.t. } |Q| > N/2;$   
|  $\text{return max } Q;$ 
```

Background activity by process  $p$ :

**when**  $m \in \text{Broadcasts received}$

```
| if  $m = \text{query}$  then
```

```
| |  $\text{reply } \langle v_p, ts_p \rangle \text{ to } m;$ 
```


```
| if  $m = \text{update}(v, ts)$  then
```

```
| |  $\langle v_p, ts_p \rangle \leftarrow \text{max}\{\langle v, ts \rangle, \langle v_p, ts_p \rangle\};$ 
```

```
| |  $\text{reply "ack" to } m;$ 
```

- Message passing implementation of a register
- Tolerates process crashes as long as less than half of the processes crash
- Linearizable

# Abstraction via Linearizability [Filipović, O'Hearn, Rinetzky, Yang '10]



- Works when  $\varphi$  is a **trace property** (e.g., bad state not reachable)
- Does not work for **hyperproperties**! [Golab, Higham, Woelfel '11] [Attiya, Enea '19]

# Example: Program using Shared Register

```
write(1);  
write(2);  
a ← coin();
```

```
b ← read();
```



Atomic Register

Method write(*v*)

```
| X ← v;  
| return;
```

Method read()

```
| out ← X;  
| return out;
```

$\varphi = \text{"Pr}[a = b] \neq 1 \text{ for any strong adversary}"$



sees coin toss results  
controls scheduling & non-determinism

# Example: Program using Shared Register

```
write(1);  
write(2);  
a ← coin();
```

```
b ← read();
```



Atomic Register

```
Method write(v)
```

```
| X ← v;
```

```
| return;
```

```
Method read()
```

```
| out ← X;
```

```
| return out;
```

$\models$

$\varphi = \text{"Pr}[a = b] \neq 1 \text{ for any strong adversary}"$



sees coin toss results  
controls scheduling & non-determinism

# Example: Program using Shared Register

```
write(1);  
write(2);  
a ← coin();
```

```
b ← read();
```

$\varphi = \text{"Pr}[a = b] \neq 1 \text{ for any strong adversary}"$

Double-Load Register

Method write(*v*)

```
| X ← v;  
| return;
```

Method read()

```
| out1 ← X;  
| out2 ← X;  
| if * then return out1;  
| else return out2;
```

linearizable

sees coin toss results  
controls scheduling & non-determinism

# Example: Program using Shared Register

```
write(1);  
write(2);  
a ← coin();
```

```
b ← read();
```

Double-Load Register

Method write( $v$ )

```
|  $X \leftarrow v$ ;  
| return;
```


Method read()

```
|  $out_1 \leftarrow X$ ;  
|  $out_2 \leftarrow X$ ;  
| if * then return  $out_1$ ;  
| else return  $out_2$ ;
```

$\neq$


$\varphi = \text{"Pr}[a = b] \neq 1 \text{ for any strong adversary}"$

sees coin toss results  
controls scheduling & non-determinism



# Hyperproperty Preservation via Strong Linearizability

- If  $\varphi$  is a property of sets of traces generated by **strong adversaries**:  
*"hyperproperty"*



[Golab, Higham, Woelfel '11]

# Strong Linearizability [Golab, Higham, Woelfel '11]


- An implementation  $I$  is:
  - **Linearizable** if there exists a mapping  $L: \text{executions}(I) \rightarrow \text{Seq}$  s.t.  $\forall e. e \sqsubseteq L(e)$
  - **Strongly Linearizable** if  $e_1 \leq_{\text{prefix}} e_2 \implies L(e_1) \leq_{\text{prefix}} L(e_2)$

$$L\left(\begin{array}{cc} \text{purple bar} & \text{green bar} \\ & \text{yellow bar} \end{array}\right) = \text{purple bar} \text{ yellow bar}$$

$$L\left(\begin{array}{cc} \text{---} & \text{---} \\ & \text{---} \end{array}\right) =$$

	Linearizability	Strong Linearizability
	✓	✓
	✓	✗
	✓	✗

# Double-Load Register is not Strongly Linearizable



# Strong Linearizability is Rarely Achievable

---

- Various impossibility results for strongly linearizable implementations
- Example: Crash-resilient message passing register implementation
  - No strongly linearizable implementation exists
  - In particular, ABD is not strongly linearizable

How to reason about hyperproperties of clients that use non-strongly linearizable implementations, such as ABD?

# Our Contributions

- Simple shared memory register specifications

- In the form of (non-atomic) reference-implementations


- Enable reasoning about hyperproperties of clients that use **non**-strongly linearizable implementations

- “Complete” for a range of linearizability classes, including:

- Write strong-linearizability  
[Hadzilacos, Hu, Toueg '21]
- **Decisive** linearizability



**Novel linearizability class**



## Linearizability

### Decisive Linearizability

● multiple-writer ABD


### Write Strong-Linearizability

● single-writer ABD

### Strong Linearizability


# Key idea: Hyperproperty Preservation via Simulation

- Preservation of hyperproperties  $\equiv$  forward simulation [Attiya, Enea '19]  
(for a strong adversary)




# Key idea: Hyperproperty Preservation via Simulation

- Preservation of hyperproperties  $\equiv$  forward simulation [Attiya, Enea '19]  
(for a strong adversary)



# Forward Simulation

- A relation  $R$  relating states of the implementation to states of the specification satisfying the following conditions:



# Double Load Register vs. Atomic Register

Double-Load Register

Method write( $v$ )

|  $X \leftarrow v$ ;  
| return;

Method read()

|  $out_1 \leftarrow X$ ;  
|  $out_2 \leftarrow X$ ;  
| if \* then return  $out_1$ ;  
| else return  $out_2$ ;

$\nexists$  simulation

Atomic Register

Method write( $v$ )

|  $X \leftarrow v$ ;  
| return;

Method read()


|  $out \leftarrow X$ ;  
| return  $out$ ;

# Strong linearizability $\equiv$ forward simulation

(Side note: linearizability  $\equiv$  trace inclusion)

An implementation  $I$  is strongly linearizable wrt a sequential specification Seq  
iff

$I \leq_{\text{simulation}} \text{At}(\text{Seq})$  where  $\text{At}(\text{Seq})$  is an atomic implementation of Seq



# Complete Implementations

---

- $\mathcal{C}$  - class of implementations
  - An implementation  $I$  is  **$\mathcal{C}$ -hard** if  $I' \leq_{\text{simulation}} I$  for all  $I' \in \mathcal{C}$
  - An implementation  $I$  is  **$\mathcal{C}$ -complete** if it is  $\mathcal{C}$ -hard and  $I \in \mathcal{C}$
  - Example: Atomic implementation is complete for the class of strongly linearizable implementations
- Problem reformulation: devise *simple* complete implementations for (non-strong) linearizability classes

# Complete Implementations

---

- $\mathcal{C}$  - class of implementations
  - An implementation  $I$  is  **$\mathcal{C}$ -hard** if  $I' \leq_{\text{simulation}} I$  for all  $I' \in \mathcal{C}$
  - An implementation  $I$  is  **$\mathcal{C}$ -complete** if it is  $\mathcal{C}$ -hard and  $I \in \mathcal{C}$
  - Example: Atomic implementation is complete for the class of strongly linearizable implementations
- Problem reformulation: devise *simple* complete implementations for (non-strong) linearizability classes
- Focus on registers

# $\mathcal{C}$ = Write Strong Linearizability [Hadzilacos, Hu, Toueg '21]

---

- A condition *stronger than linearizability* but *weaker than strong linearizability*.
- Write strongly-linearizable **MWMR** registers are implementable from **SWMR** registers, unlike for strong linearizability.
- Any linearizable implementation of **SWMR** registers is write strongly-linearizable (including single-writer ABD)

# $\mathcal{C}$ = Write Strong Linearizability [Hadzilacos, Hu, Toueg '21]

---

- An implementation  $I$  is:
  - **Linearizable** if there exists a mapping  $L: \text{executions}(I) \rightarrow \text{Seq}$  s.t.  $\forall e. e \sqsubseteq L(e)$
  - **Write Strongly Linearizable** if  $e_1 \leq_{\text{prefix}} e_2 \Rightarrow L(e_1)|_W \leq_{\text{prefix}} L(e_2)|_W$
  - **Strongly Linearizable** if  $e_1 \leq_{\text{prefix}} e_2 \Rightarrow L(e_1) \leq_{\text{prefix}} L(e_2)$
- Example: the “Double Load Register” is write strongly linearizable
- *How to reason about write strongly linearizable implementations?*

*“Some randomized algorithms that fail to terminate with linearizable registers, work with write strongly-linearizable ones...”*

# A complete implementation for this class

---

Write Strong Register

**Method** `write( $v$ )`

|  $X \leftarrow v$ ;  
| **return**;

**Method** `read()`

|  $\mathcal{V} \leftarrow \{X\}$ ;  
| **do**  
| |  $\langle \mathcal{V}_{\text{prev}}, \mathcal{V} \rangle \leftarrow \langle \mathcal{V}, \mathcal{V} \cup \{X\} \rangle$ ;  
| **while**  $\mathcal{V} \neq \mathcal{V}_{\text{prev}}$ ;  
|  $out \leftarrow \text{pick } v \in \mathcal{V}$ ;  
| **return**  $out$ ;

# A complete implementation for this class

---

Write Strong Register

**Method** `write( $v$ )`

$X \leftarrow v;$   
**return**;

**Method** `read()`

$\mathcal{V} \leftarrow \{X\};$   
**do**  
     $\langle \mathcal{V}_{\text{prev}}, \mathcal{V} \rangle \leftarrow \langle \mathcal{V}, \mathcal{V} \cup \{X\} \rangle;$   
**while**  $\mathcal{V} \neq \mathcal{V}_{\text{prev}};$   
 $out \leftarrow \text{pick } v \in \mathcal{V};$   
**return**  $out;$

- Captures hyperproperties of single-writer ABD

# A complete implementation for this class

---

Write Strong Register

**Method** `write( $v$ )`

`$X \leftarrow v$ ;  
return;`

**Method** `read()`

`$\mathcal{V} \leftarrow \{X\}$ ;  
do  
|  $\langle \mathcal{V}_{\text{prev}}, \mathcal{V} \rangle \leftarrow \langle \mathcal{V}, \mathcal{V} \cup \{X\} \rangle$ ;  
while  $\mathcal{V} \neq \mathcal{V}_{\text{prev}}$ ;  
 $out \leftarrow \text{pick } v \in \mathcal{V}$ ;  
return  $out$ ;`

- Captures hyperproperties of single-writer ABD
- *What about multi-writer ABD?*

# Example: Multiple Writers

<code>write(1);</code> <code>a ← coin();</code> <code>barrier();</code>	<code>write(2);</code>  <code>barrier();</code> <code>b ← read();</code>
-------------------------------------------------------------------------------	-----------------------------------------------------------------------------------

- When using multi-writer ABD, a strong adversary can force  $a = b$
- Shared memory implementation capturing this behavior: **Try-not-to-store** register

# Example: Multiple Writers

```
write(1); | write(2);  
a ← coin(); |  
barrier(); | barrier();  
          | b ← read();
```

- When using multi-writer ABD, a strong adversary can force  $a = b$
- Shared memory implementation capturing this behavior: **Try-not-to-store** register


Try-not-to-store Register

Method `write(v)`

```
l1 ← X;  
l2 ← X;  
if * then  
  | if l1 ≠ l2 then  
  |   return;  
  X ← v;  
return;
```

Method `read()`

```
out ← X;  
return out;
```



# Reference Implementation for Multi-Writer ABD

- Combines ideas from the “Write-strong” and “Try-not-to-store” registers
  - Comparing version numbers instead of register values
  - Communicating “overwritten” writes to concurrent reads

Decisive Register

Method `write(v)`

```
await  $L = 0$  do  $s \leftarrow Ver$ ;  
if * then  
    | await  $L = 0$  do  $\langle X, Ver \rangle \leftarrow \langle v, Ver + 1 \rangle$ ;  
else  
    | await  $L = 0 \wedge Ver > s$  do  
        |  $\langle L, tmp, X, Ver \rangle \leftarrow \langle 1, X, v, Ver - 1 \rangle$ ;  
        |  $\langle L, X, Ver \rangle \leftarrow \langle 0, tmp, Ver + 1 \rangle$ ;  
return;
```


Method `read()`

```
await  $L = 0$  do  $\langle s, \mathcal{V} \rangle \leftarrow \langle Ver, \{X\} \rangle$ ;  
do  
    | atomic  
        |  $\mathcal{V}_{prev} \leftarrow \mathcal{V}$ ;  
        | if  $Ver \geq s$  then  $\mathcal{V} \leftarrow \mathcal{V} \cup \{X\}$ ;  
while  $\mathcal{V} \neq \mathcal{V}_{prev}$ ;  
 $out \leftarrow \text{pick } v \in \mathcal{V}$ ;  
return  $out$ ;
```

- Captures hyperproperties of multi-writer ABD


# Simple Application

---



We can use our “Decisive Register” to conclude that a strong adversary **cannot** force  $a = b$

# Simple Application



We can use our “Decisive Register” to conclude that a strong adversary **cannot** force  $a = b$

## ■ *Applications beyond ABD?*

Decisive linearizability: a new class for which the decisive register is complete

# Decisive Linearizability

- An implementation  $I$  is:
  - **Linearizable** if there exists a mapping  $L: \text{executions}(I) \rightarrow \text{Seq}$  s.t.  $\forall e. e \sqsubseteq L(e)$
  - **Decisively Linearizable** if  $e_1 \leq_{\text{prefix}} e_2 \Rightarrow L(e_1) \leq_{\text{subsequence}} L(e_2)$
  - **Strongly Linearizable** if  $e_1 \leq_{\text{prefix}} e_2 \Rightarrow L(e_1) \leq_{\text{prefix}} L(e_2)$

$$L\left( \begin{array}{c} \text{purple} \quad \text{green} \\ \text{yellow} \end{array} \right) = \text{purple} \text{ yellow}$$

	Lin.	Decisive	Strong
$L\left( \begin{array}{c} \text{purple} \quad \text{green} \\ \text{yellow} \end{array} \right) = \text{purple} \text{ yellow} \text{ green}$	✓	✓	✓
$L\left( \begin{array}{c} \text{purple} \quad \text{green} \\ \text{yellow} \end{array} \right) = \text{purple} \text{ green} \text{ yellow}$	✓	✓	✗
$L\left( \begin{array}{c} \text{purple} \quad \text{green} \\ \text{yellow} \end{array} \right) = \text{yellow} \text{ purple} \text{ green}$	✓	✗	✗

# Conclusion


- Simple shared memory register specifications:

- Write strong register
- Decisive register
- General construction (in the paper)

- Enable reasoning about hyperproperties of clients that use implementations satisfying different linearizability criteria

- New linearizability class: ***decisive linearizability***

- Applicable beyond registers



## Linearizability

### Decisive Linearizability

● multiple-writer ABD

### Write Strong-Linearizability

● single-writer ABD

### Strong Linearizability

# Ongoing and Future Work

---

- Compositionality of decisive linearizability
- Using complete objects for automatic linearizability verification
- Going beyond registers (consensus protocols?)
- Weaker adversaries?
- Preserving *certain* hyperproperties

# Ongoing and Future Work

---

- Compositionality of decisive linearizability
- Using complete objects for automatic linearizability verification
- Going beyond registers (consensus protocols?)
- Weaker adversaries?
- Preserving *certain* hyperproperties

Thank You!