

Correctly Programming Remote Direct Memory Access (RDMA)


IFIP 2.3
Athens 2025

Brijesh Dongol¹


with Guillaume Ambal², Gregory Chockler¹, Haggai Eran³,
Vasileios Klimis⁴, Ori Lahav⁵, Azalea Raad², Viktor Vafeiadis⁶

¹University of Surrey, ²Imperial College London, ³NVIDIA,
⁴Queen Mary University of London, ⁵Tel Aviv University, ⁶MPI-SWS

Problem: Slow communication (TCP/IP)




The 7 Layers of OSI



Latency : $\sim$ ms


Problem: Slow communication (TCP/IP)




Too slow for modern distributed applications

- datacenters
- cloud servers
- in-memory databases
- HPC systems
- distributed AI training / federated ML
- etc


The 7 Layers of OSI




Remote Direct Memory Access (RDMA)



Remote Direct Memory Access (RDMA)




Remote Direct Memory Access (RDMA)




- Directly read from / write to remote memory
- Zero-copy kernel bypass
- Latency: $\sim \mu s$
- Recently becoming more widespread — Infiniband and RoCE

Remote Direct Memory Access (RDMA)



- Directly read from / write to remote memory
- Zero-copy kernel bypass
- Latency: $\sim \mu s$
- Recently becoming more widespread — Infiniband and RoCE
- **But:**
 - ▶ Complex semantics described via informal technical manuals
 - ▶ Buggy implementations

Remote Direct Memory Access (RDMA)



Our work: EPSRC project “*SACRED-MA: Safe And seCure REmote Direct Memory Access*”


- **Investigators:** Brijesh Dongol, Gregory Chockler (Surrey); Azalea Raad (Imperial);
- **Post Docs:** Guillaume Ambal (Imperial) and ??? (Surrey);
- **Partners:** NVIDIA (formerly Mellanox), Arm, Tel Aviv University, Cornell, Max Planck Institute, Uni. Colorado Boulder

Our work

Formalising RDMA semantics (assuming TSO for the CPU)

- ① Operational semantics
 - ② Declarative semantics
 - ③ Semantics proved equivalent
 - ④ Empirical validation
- } OOPSLA 2024: Ambal, Dongol, Eran, Klimis, Lahav, Raad
-
- ⑤ LOCO library verification
- } Under submission:
Ambal, Chockler, Dongol, Raad, Vafeiadis

RDMA^{TSO}: RDMA + Total Store Order (TSO)



Programming Model and Syntax

Model:

- network with several nodes
- each node can have several threads

Syntax

Mem Locs $x, y, z, \dots$

Nodes $n, n_1, n_2, n_3, \dots$

Commands $c ::= x := e \mid r := x \mid \text{mfence} \mid \dots \quad \leftarrow \text{usual TSO}$
 $\mid x^n := y \mid x := y^n \mid \text{poll}(n) \mid \dots \quad \leftarrow \text{RDMA}$

Programming Model and Syntax

Model:

- network with several nodes
- each node can have several threads

Syntax


Mem Locs $x, y, z, \dots$

Nodes $n, n_1, n_2, n_3, \dots$


Commands $c ::= x := e \mid r := x \mid \text{mfence} \mid \dots \quad \leftarrow \text{usual TSO}$
 $\quad \mid x^n := y \mid x := y^n \mid \text{poll}(n) \mid \dots \quad \leftarrow \text{RDMA}$

Write $\tilde{x} := y$ for $x^n := y$ when n is uniquely identifiable (similarly $x := \tilde{y}$)

RDMA^{TSO} Architectures




In detail, RDMA connection is through Queue Pairs from one thread to another





Example 1: Local write — Remote write


$x = 0$	$z = ?$
$x := 1$ $\tilde{z} := x$	


$z = ?$
































Example 2: Remote Write from Local – Local Write


$x = 0$	$z = ?$
$\tilde{z} := x$ $x := 1$	


$z = ?$





























Example 3: Remote Write from Local – Poll – Local Write


$x = 0$	$z = ?$
$\tilde{z} := x$ $\text{poll}(n_2)$ $x := 1$	


$z = ?$
































Problems with RDMA^{TSO}

Problem 1: Message passing needs remote fences

$x, y = 0$	
$x := 1$ $y := 1$	$a := \tilde{y}$ $b := \tilde{x}$

$(a, b) = (1, 0)$ ✓

Problem 1: Message passing needs remote fences

$x, y = 0$	
$x := 1$ $y := 1$	$a := \tilde{y}$ $b := \tilde{x}$

$(a, b) = (1, 0)$ ✓

$x, y = 0$	
$x := 1$ $y := 1$	$a := \tilde{y}$ rfence(n_1) $b := \tilde{x}$

$(a, b) = (1, 0)$ ✗

Problem 2: Remote operations are highly asynchronous

$x=0$	$z=1$	$y=2$
$x := \tilde{z}$ $x := \tilde{y}$		

$x=1$ ✓

$x=2$ ✓

Problem 2: Remote operations are highly asynchronous

$x=0$	$z=1$	$y=2$
$x := \tilde{z}$ $x := \tilde{y}$		

$x=1$ ✓

$x=2$ ✓

$x=0$	$z=1$	$y=2$
$\tilde{y} := x$ $x := \tilde{z}$		

$y=0$ ✓

$y=1$ ✓

Problem 3: Poll-based synchronisation is very fragile

$x=0$	$z=0$
$\tilde{z} := x$ $\text{poll}(n_2)$ $x := 1$	

$z=0$ ✓

$z=1$ ✗

Problem 3: Poll-based synchronisation is very fragile

$x=0$	$z=0$
$\tilde{z} := x$ $\text{poll}(n_2)$ $x := 1$	

$z=0$ ✓

$z=1$ ✗

$x=0$	$z=0$
$\tilde{z} := x$ $\tilde{z} := x$ $\text{poll}(n_2)$ $x := 1$	

$z=0$ ✓

$z=1$ ✓

Problem 3: Poll-based synchronisation is very fragile

$x=0$	$z=0$
$\tilde{z} := x$ $\text{poll}(n_2)$ $x := 1$	

$z=0$ ✓

$z=1$ ✗

$x=0$	$z=0$
$\tilde{z} := x$ $\tilde{z} := x$ $\text{poll}(n_2)$ $x := 1$	

$z=0$ ✓

$z=1$ ✓


$x=0$	$z=0$
$\tilde{z} := x$ $\tilde{z} := x$ $\text{poll}(n_2)$ $\text{poll}(n_2)$ $x := 1$	

$z=0$ ✓

$z=1$ ✗


LOCO Libraries

LOCO abstractions



- LOCO (Library of Channel Objects) is a tower of abstractions **emulating shared memory** under RDMA (<https://arxiv.org/abs/2503.19270>)
- New base memory model $\text{RDMA}^{\text{WAIT}}$
- Highly performant and composable

LOCO abstractions



- LOCO (Library of Channel Objects) is a tower of abstractions **emulating shared memory** under RDMA (<https://arxiv.org/abs/2503.19270>)
- New base memory model $\text{RDMA}^{\text{WAIT}}$
- Highly performant and composable
- ... BUT... bugs found!

LOCO: RDMA^{WAIT}

Recall:

$x=0$	$z=0$
$\tilde{z} := x$ $\tilde{z} := x$ $\text{poll}(n_2)$ $x := 1$	

 $z=0$ ✓ $z=1$ ✓

Recall:

$x=0$	$z=0$
$\tilde{z} := x$ $\tilde{z} := x$ $\text{poll}(n_2)$ $x := 1$	

 $z=0$ ✓ $z=1$ ✓**wait behaviour:**

$x=0$	$z=0$
$\tilde{z} :=^d x$ $\text{wait}(d)$ $x := 1$	

 $z=0$ ✓ $z=1$ ✗

Recall:

$x=0$	$z=0$
$\tilde{z} := x$	
$\tilde{z} := x$	
$\text{poll}(n_2)$	
$x := 1$	

 $z=0$ ✓ $z=1$ ✓**wait behaviour:**

$x=0$	$z=0$
$\tilde{z} :=^d x$	
$\text{wait}(d)$	
$x := 1$	

 $z=0$ ✓ $z=1$ ✗

$x=0$	$z=0$
$\tilde{z} :=^e x$	
$\tilde{z} :=^d x$	
$\text{wait}(d)$	
$x := 1$	

 $z=0$ ✓ $z=1$ ✗

Recall:

$x=0$	$z=0$
$\tilde{z} := x$	
$\tilde{z} := x$	
$\text{poll}(n_2)$	
$x := 1$	

 $z=0$ ✓ $z=1$ ✓**wait behaviour:**

$x=0$	$z=0$
$\tilde{z} :=^d x$	
$\text{wait}(d)$	
$x := 1$	

 $z=0$ ✓ $z=1$ ✗

$x=0$	$z=0$
$\tilde{z} :=^e x$	
$\tilde{z} :=^d x$	
$\text{wait}(d)$	
$x := 1$	

 $z=0$ ✓ $z=1$ ✗RDMA^{WAIT} is implemented over RDMA^{TSO}

Wait and Store Buffering

$y=0$	$x=0$
$\tilde{x} :=^d 1$ $\text{wait}(d)$ $a := y$	$\tilde{y} :=^e 1$ $\text{wait}(e)$ $b := x$

$(a, b) = (0, 0)$?

Wait and Store Buffering

$y=0$	$x=0$
$\tilde{x} :=^d 1$ $\text{wait}(d)$ $a := y$	$\tilde{y} :=^e 1$ $\text{wait}(e)$ $b := x$


$(a, b) = (0, 0)$ ✓

Wait and Store Buffering

$y=0$	$x=0$
$\tilde{x} :=^d 1$	$\tilde{y} :=^e 1$
wait(d)	wait(e)
$a := y$	$b := x$

$(a, b) = (0, 0)$ ✓

wait($_$) only guarantees that the write has **reached the remote buffer**



Fixing Store Buffering with Wait

$y=0$	$x=0$
$\tilde{x} := 1$ $\perp :=^d \perp_{n_2}$ $\text{wait}(d)$ $a := y$	$\tilde{y} := 1$ $\perp :=^e \perp_{n_1}$ $\text{wait}(e)$ $b := x$

$(a, b) = (0, 0)$ **X**

- $\perp :=^d \perp$ is a **zero-length read**

Fixing Store Buffering with Wait

$y=0$	$x=0$
$\tilde{x} := 1$ $\perp :=^d \perp^{n_2}$ $\text{wait}(d)$ $a := y$	$\tilde{y} := 1$ $\perp :=^e \perp^{n_1}$ $\text{wait}(e)$ $b := x$

- $\perp :=^d \perp$ is a **zero-length read**
- But what if we want to
 - ▶ synchronise across k nodes, or
 - ▶ write to multiple nodes?

LOCO: Shared Variables

Shared Variables

$$m(\tilde{v}) ::= \text{Write}_{\text{sv}}(x, v) \mid \text{Read}_{\text{sv}}(x, a) \mid \text{GF}_{\text{sv}}(\{n_1, \dots, n_k\}) \\ \mid \text{Bcast}_{\text{sv}}(x, d, \{n_1, \dots, n_k\}) \mid \text{Wait}_{\text{sv}}(d)$$

Idea: A copy of x exists on all nodes

Shared Variables

$$m(\tilde{v}) ::= \text{Write}_{\text{SV}}(x, v) \mid \text{Read}_{\text{SV}}(x, a) \mid \text{GF}_{\text{SV}}(\{n_1, \dots, n_k\}) \\ \mid \text{Bcast}_{\text{SV}}(x, d, \{n_1, \dots, n_k\}) \mid \text{Wait}_{\text{SV}}(d)$$

Idea: A copy of x exists on all nodes

- $\text{Write}_{\text{SV}}(x, v)$: modify x locally
- $\text{Read}_{\text{SV}}(x, a)$: return the local value of x into a

Shared Variables

$$m(\tilde{v}) ::= \text{Write}_{\text{SV}}(x, v) \mid \text{Read}_{\text{SV}}(x, a) \mid \text{GF}_{\text{SV}}(\{n_1, \dots, n_k\}) \\ \mid \text{Bcast}_{\text{SV}}(x, d, \{n_1, \dots, n_k\}) \mid \text{Wait}_{\text{SV}}(d)$$

Idea: A copy of x exists on all nodes

- $\text{Write}_{\text{SV}}(x, v)$: modify x locally
- $\text{Read}_{\text{SV}}(x, a)$: return the local value of x into a
- $\text{GF}_{\text{SV}}(\{n_1, \dots, n_k\})$: perform a global fence on given set of nodes

Shared Variables

$$m(\tilde{v}) ::= \text{Write}_{\text{SV}}(x, v) \mid \text{Read}_{\text{SV}}(x, a) \mid \text{GF}_{\text{SV}}(\{n_1, \dots, n_k\}) \\ \mid \text{Bcast}_{\text{SV}}(x, d, \{n_1, \dots, n_k\}) \mid \text{Wait}_{\text{SV}}(d)$$

Idea: A copy of x exists on all nodes

- $\text{Write}_{\text{SV}}(x, v)$: modify x locally
- $\text{Read}_{\text{SV}}(x, a)$: return the local value of x into a
- $\text{GF}_{\text{SV}}(\{n_1, \dots, n_k\})$: perform a global fence on given set of nodes
- $\text{Bcast}_{\text{SV}}(x, d, \{n_1, \dots, n_k\})$: broadcast x with to nodes with broadcast id d
- $\text{Wait}_{\text{SV}}(d)$: wait for broadcast with id d

Shared Variables

$$m(\tilde{v}) ::= \text{Write}_{\text{SV}}(x, v) \mid \text{Read}_{\text{SV}}(x, a) \mid \text{GF}_{\text{SV}}(\{n_1, \dots, n_k\}) \\ \mid \text{Bcast}_{\text{SV}}(x, d, \{n_1, \dots, n_k\}) \mid \text{Wait}_{\text{SV}}(d)$$

Idea: A copy of x exists on all nodes

- $\text{Write}_{\text{SV}}(x, v)$: modify x locally
- $\text{Read}_{\text{SV}}(x, a)$: return the local value of x into a
- $\text{GF}_{\text{SV}}(\{n_1, \dots, n_k\})$: perform a global fence on given set of nodes
- $\text{Bcast}_{\text{SV}}(x, d, \{n_1, \dots, n_k\})$: broadcast x with to nodes with broadcast id d
- $\text{Wait}_{\text{SV}}(d)$: wait for broadcast with id d

Note: SV allows write-write races; prevented using another library called *Owned Variables*

Global Fence Behaviour

Recall:

$y=0$	$x=0$
$\tilde{x} :=^d 1$ $\text{wait}(d)$ $a := y$	$\tilde{y} :=^e 1$ $\text{wait}(e)$ $b := x$

$(a, b) = (0, 0)$ ✓

$y=0$	$x=0$
$\tilde{x} := 1$ $\perp :=^d \perp^{n_2}$ $\text{wait}(d)$ $a := y$	$\tilde{y} :=^e 1$ $\perp :=^e \perp^{n_1}$ $\text{wait}(e)$ $b := x$

$(a, b) = (0, 0)$ ✗

Global Fence Behaviour

Recall:

$y=0$	$x=0$
$\tilde{x} :=^d 1$ $\text{wait}(d)$ $a := y$	$\tilde{y} :=^e 1$ $\text{wait}(e)$ $b := x$

$(a, b) = (0, 0)$ ✓

$y=0$	$x=0$
$\tilde{x} := 1$ $\perp :=^d \perp^{n_2}$ $\text{wait}(d)$ $a := y$	$\tilde{y} :=^e 1$ $\perp :=^e \perp^{n_1}$ $\text{wait}(e)$ $b := x$

$(a, b) = (0, 0)$ ✗

Global Fence:

$y = 0$	$x = 0$
$\tilde{x} := 1$ $\text{GF}_{\text{sv}}(\{n_2\})$ $a := y$	$\tilde{y} := 1$ $\text{GF}_{\text{sv}}(\{n_1\})$ $b := x$

$(a, b) = (0, 0)$ ✗

LOCO: Shared Variables Implementation

Shared Variables: Implementation

Shared variable library is implemented over RDMA^{WAIT}

Shared Variables: Implementation

Shared variable library is implemented over RDMA^{WAIT}

$$\text{Write}_{\text{SV}}(x, v) \rightsquigarrow x := v$$
$$\text{Read}_{\text{SV}}(x, a) \rightsquigarrow a := x$$

Shared Variables: Implementation

Shared variable library is implemented over $\text{RDMA}^{\text{WAIT}}$

$$\text{Write}_{\text{SV}}(x, v) \rightsquigarrow x := v$$

$$\text{Read}_{\text{SV}}(x, a) \rightsquigarrow a := x$$

$$\text{GF}_{\text{SV}}(\{n_1, \dots, n_k\}) \rightsquigarrow \perp \stackrel{d}{=} \perp^{n_1} ; \dots ; \perp \stackrel{d}{=} \perp^{n_k} ; \text{wait}(d)$$

Shared Variables: Implementation

Shared variable library is implemented over RDMA^{WAIT}

$$\text{Write}_{\text{SV}}(x, v) \rightsquigarrow x := v$$

$$\text{Read}_{\text{SV}}(x, a) \rightsquigarrow a := x$$

$$\text{GF}_{\text{SV}}(\{n_1, \dots, n_k\}) \rightsquigarrow \perp :=^d \perp^{n_1} ; \dots ; \perp :=^d \perp^{n_k} ; \text{wait}(d)$$

$$\text{Bcast}_{\text{SV}}(x, d, \{n_1, \dots, n_k\}) \rightsquigarrow x^{n_1} :=^d x ; \dots ; x^{n_k} :=^d x$$

$$\text{Wait}_{\text{SV}}(d) \rightsquigarrow \text{wait}(d)$$

Shared Variables: Implementation

Shared variable library is implemented over $\text{RDMA}^{\text{WAIT}}$

$$\text{Write}_{\text{SV}}(x, v) \rightsquigarrow x := v$$

$$\text{Read}_{\text{SV}}(x, a) \rightsquigarrow a := x$$

$$\text{GF}_{\text{SV}}(\{n_1, \dots, n_k\}) \rightsquigarrow \perp :=^d \perp^{n_1} ; \dots ; \perp :=^d \perp^{n_k} ; \text{wait}(d)$$

$$\text{Bcast}_{\text{SV}}(x, d, \{n_1, \dots, n_k\}) \rightsquigarrow x^{n_1} :=^d x ; \dots ; x^{n_k} :=^d x$$

$$\text{Wait}_{\text{SV}}(d) \rightsquigarrow \text{wait}(d)$$


Question: How do we show correctness of the implementation?

Declarative Verification Framework

Declarative Semantics

$y, c = 0, 1$	$x, d = 0, 1$
$\tilde{x} := c$ $\text{poll}(n_2)$ $a := y$	$\tilde{y} := d$ $\text{poll}(n_1)$ $b := x$

$(a, b) = (0, 0)$ ✓



Declarative Correctness

Use a *declarative* (aka axiomatic) style of semantics

- 1 Define *consistency predicate* for the specification
- 2 Prove relationship between implementation and specification via an abstraction function

Declarative Correctness

Use a *declarative* (aka axiomatic) style of semantics

- 1 Define *consistency predicate* for the specification
- 2 Prove relationship between implementation and specification via an abstraction function

.... BUT there are many details:

- Compositionality: Consistency for a program using a *set* of libraries
- Subevents: Need relations at a finer granularity than those over atomic actions of a specification
- Preserved program order (**ppo**): Program order is too strong to define global consistency
- Specification order (**so**): Needed to define happens-before guarantees of each library

Subevents via Stamps

Use “stamps” to split events into fine-grained subevents

$$\text{SEvent} \triangleq \{\langle e, a \rangle \mid e \in E \wedge a \in \text{stmp}(e)\}$$

Subevents via Stamps

Use “stamps” to split events into fine-grained subevents

$$\text{SEvent} \triangleq \{ \langle e, a \rangle \mid e \in E \wedge a \in \text{stamp}(e) \}$$

Example. For the shared variable library:

$$\text{stamp}(\text{Write}_{\text{SV}}) = \{ \text{aCW} \}$$

$$\text{stamp}(\text{Read}_{\text{SV}}) = \{ \text{aCR} \}$$

$$\text{stamp}(\text{GF}_{\text{SV}}(\{n_1, \dots, n_k\})) = \{ \text{aGF}_{n_1}, \dots, \text{aGF}_{n_k} \}$$

$$\text{stamp}(\text{Bcast}_{\text{SV}}(-, -, \{n_1, \dots, n_k\})) = \{ \text{aNLR}_{n_1}, \text{aNRW}_{n_1}, \dots, \text{aNLR}_{n_k}, \text{aNRW}_{n_k} \}$$

$$\text{stamp}(\text{Wait}_{\text{SV}}) = \{ \text{aWT} \}$$

Stamp Order and Preserved Program Order

Stamps order (to) used to define *preserved program order* (ppo)

$$\text{ppo} \triangleq \{ \langle \langle e_1, a_1 \rangle, \langle e_2, a_2 \rangle \rangle \mid \langle e_1, e_2 \rangle \in \text{po} \wedge a_1 \in \text{stmp}(e_1) \wedge a_2 \in \text{stmp}(e_2) \wedge \langle a_1, a_2 \rangle \in \text{to} \}$$

Stamp Order and Preserved Program Order

Stamps order (**to**) used to define *preserved program order* (**ppo**)

$$\text{ppo} \triangleq \{ \langle \langle e_1, a_1 \rangle, \langle e_2, a_2 \rangle \rangle \mid \langle e_1, e_2 \rangle \in \text{po} \wedge a_1 \in \text{stmp}(e_1) \wedge a_2 \in \text{stmp}(e_2) \wedge \langle a_1, a_2 \rangle \in \text{to} \}$$

Example. Shared variable library

to			Second Stamp											
			single					families						
			1	2	3	4	5	6	7	8	9	10	11	
			aCR	aCW	aCAS	aMF	aWT	aNLR _n	aNRW _n	aNRR _n	aNLW _n	aRF _n	aGF _n	
First Stamp	single	A	aCR	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		B	aCW	✗	✓	✓	✓	✗	✓	✓	✓	✓	✓	✓
		C	aCAS	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		D	aMF	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		E	aWT	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	families	F	aNLR _n	✗	✗	✗	✗	✗	SN	SN	SN	SN	SN	SN
		G	aNRW _n	✗	✗	✗	✗	✗	✗	SN	SN	SN	✗	SN
		H	aNRR _n	✗	✗	✗	✗	✗	✗	✗	✗	SN	SN	SN
		I	aNLW _n	✗	✗	✗	✗	✗	✗	✗	✗	SN	✗	SN
		J	aRF _n	✗	✗	✗	✗	✗	SN	SN	SN	SN	SN	SN
		K	aGF _n	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

Global Consistency

Definition

Let Λ be a set of libraries. An execution $\langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ is Λ -consistent iff each of the following holds.

- $(\text{ppo} \cup \text{so})^+ \subseteq \text{hb}$
- hb is a strict partial order
- $E = \bigcup_{L \in \Lambda} E|_L$ and $\text{so} = \bigcup_{L \in \Lambda} \text{so}|_L$
- For all $L \in \Lambda$, we have $\langle E|_L, \text{po}|_L, \text{stmp}|_L, \text{so}|_L, \text{hb}|_L \rangle$ is consistent

Per Library Consistency

Define the specification of each library using notion of consistency

Definition (sv-consistency)

$\langle E, po, stmp, so, hb \rangle$ is sv-consistent if:

① there exists rf , and mo , such that

① $[aCR]; (po^{-1} \cap rb); [aCW] = \emptyset$, and

② $so = iso \cup rf_e \cup pf \cup rb \cup mo$.

iso , rf_e , pf , rb and mo are further relations derived from po , rf and mo .

Implementation Soundness and Locality

- **Global soundness** (aka contextual refinement):
For every output of a program using a (family of) library implementation(s)

Implementation Soundness and Locality

- **Global soundness** (aka contextual refinement):

For every output of a program using a (family of) library implementation(s)
there exists a valid execution of the program using a (family of) specification(s)
producing the same output

Implementation Soundness and Locality

- **Global soundness** (aka contextual refinement):

For every output of a program using a (family of) library implementation(s)
there exists a valid execution of the program using a (family of) specification(s)
producing the same output


- **Local soundness:**

Conditions for relating execution graphs of a library's implementation and specification
(straightforward, but technical)


- **Locality Theorem:**

If an implementation is locally sound, then it is globally sound.

Summary of Proofs



Summary of Proofs



Conclusions

- Technologies such as RDMA (and CXL) are becoming increasingly important for datacenters, cloud servers, distributed AI training / federated ML, etc
- Libraries such as LOCO provide programmer-friendly high-performance abstractions
- We are taking steps towards correctness

Conclusions

- Technologies such as RDMA (and CXL) are becoming increasingly important for datacenters, cloud servers, distributed AI training / federated ML, etc
- Libraries such as LOCO provide programmer-friendly high-performance abstractions
- We are taking steps towards correctness ... BUT ... we have many open questions

Conclusions

- Technologies such as RDMA (and CXL) are becoming increasingly important for datacenters, cloud servers, distributed AI training / federated ML, etc
- Libraries such as LOCO provide programmer-friendly high-performance abstractions
- We are taking steps towards correctness ... BUT ... we have many open questions
- Future work:
 - ▶ Scalable (operational) proofs
 - ▶ (Owicki/Gries) logics
 - ▶ Mechanisation
 - ▶ ...

Conclusions

- Technologies such as RDMA (and CXL) are becoming increasingly important for datacenters, cloud servers, distributed AI training / federated ML, etc
- Libraries such as LOCO provide programmer-friendly high-performance abstractions
- We are taking steps towards correctness ... BUT ... we have many open questions
- Future work:
 - ▶ Scalable (operational) proofs
 - ▶ (Owicki/Gries) logics
 - ▶ Mechanisation
 - ▶ ...
- Dagstuhl seminar proposal on “Foundations of Disaggregated Memory and Heterogeneous Architectures” (under review)